### CAPH : A high-level actor-based language for programming FPGAs

J. Sérot, F. Berry, S. Ahmed Institut Pascal, UMR 6602 Université Blaise Pascal / CNRS Clermont-Ferrand, France

WASC 2012

Apr 5-5 2012, Clermont-Ferrand



WASC 2012, Clermont-Ferrand





### Programming models

- In most of (in not all) software programming models, time is implicit
  - this is possible because the model is sequential
  - Ex:x := x+1; x := x\*2;

it does not really matter *when* (at what date), the second instruction is executed; the only thing that matters is that it is carried out *after* the first one)

• Variation in the programming model (functional, object-oriented, ...) does not fundamentally change this

WASC 2012, Clermont-Ferrand

J.Sérot/F.Berry/S.Ahmed

## Programming models

- By contrast, in hardware "programming" models, time (and the related concept of *synchronisation*) is generally explicit
- Ex :VHDL :

```
process(clk) begin q <= '0'; r <= q+1;... end;</pre>
```

- Moreover, separation between data and control signals
  - in particular for systems operating "on the fly" (stream processing applications)
  - does not exist in software programming !
- This is what makes hardware programming hard for software programmers !

### The big issue

How to make "hardware programming" acceptable for "software" programmers ?

WASC 2012, Clermont-Ferrand



### C-like HDLs ?

... are not the panacea !

- Some concepts of the sequential / imperative programming model do no map easily/efficiently into hardware (ex: random memory access)
- Some constructs of the "source" language must be avoided
- Ultimately requires knowledge on hardware programming...

### .... which is precisely what we want to avoid !

• Require complex (and hence hard to prove correct) transformations to be implemented

WASC 2012, Clermont-Ferrand

J.Sérot/F.Berry/S.Ahmed

# Why C-like HDLs fail In the gap between the specification and the implementation is too large esp.: control signals making them explicit at the specification level breaks the abstraction barrier ... but inferring them from a high-level C description is hard !

### Reducing the gap

- What is needed is an adequate programming model
  - Offering an homogeneous view of control and data values / signals
  - ... thus supporting "software oriented" descriptions of stream-processing applications
  - ... but also leading to efficient hardware implementations

WASC 2012, Clermont-Ferrand

J.Sérot/F.Berry/S.Ahmed

# Finding an adequate programming model

- Pragmatic (bottom-up) approach !
- Q : What can be easily / efficiently implemented in hardware ?
- A (partial) :
  - combinational logic
  - FSMs
  - FIFO based communications
- Can we base a "software-programmer-friendly" programming language on this ?

### The basic building blocks

- <u>Combinational blocks</u> can implement all *pure* (state-less) computations
- <u>FIFO-based communication</u> fits nicely within dataflow / actor based programming models
  - these models are highly intuitive (and familiar to programmers esp. in DSP area)
  - control signals can be embedded as special data tokens

WASC 2012, Clermont-Ferrand































### A realistic example

Real-time tracking of moving objects in a digital video stream

- thresholding a difference image btw two successive frames to get a binary image
- 2. thresholding the horizontal projection to get horizontal bands containing moving objects
- 3. computing and analysing vertical projection on each band to get position of moving objects

WASC 2012, Clermont-Ferrand



Source code (extr.) type byte = unsigned<8> type bit = unsigned<1>	example
<pre>const k1 = 30 for binary image const k2 = 1200 for hor. projection const k3 = 900 for vert. projection</pre>	w yr yr
<pre>actor asub () actor dlf () actor thr (t:byte) actor hproj () actor vwin () actor vproj () actor peaks (t:byte) actor win ()</pre>	r w yt w t w t w t w t w t w yt w t w yt
<pre>stream i : byte dc from "camera:0" stream o : byte dc to "display:0"</pre>	v r w yt
<pre>net diff_im = asub (i, dlf i) net bin_im = thr k1 diff_im net hp = thr k2 (hproj bin_im) net hband = vwin (hp, bin_im) net vp = vproj hband net o = win (peaks k3 vp, i)</pre>	
WASC 2012, Clermont-Ferrand	J.Sérot/F.Berry/S.Ahmed

### A realistic example

- Implemented on a smart-camera (!) platform embedding a Stratix EP1S60 FPGA
- Synthesis of VHDL code produced by *Caph* compiler using the *Quartus* toolset
- Interfacing to i/o devices via dedicated VHDL processes
- FIFO are implemented with LEs, on-chip or external RAM banks depending on their size
  - this size is currently estimated by running an *profiled* version of the code generated by the SystemC backend

WASC 2012, Clermont-Ferrand



## Conclusion

- A new domain-specific language for programming streamprocessing applications on FPGAs
- Substantial increase in abstraction level compared to VHDL/Verilog
  - .... without significant performance penalty
- Fully formalized approach (see LRM)
  - complete formal semantics for the language
  - formalized and tractable compilation path
- Toolset and manual available at

http://dream.univ-bpclermont.fr/index.php/en/caph-v-13.html

J.Sérot/F.Berry/S.Ahmed

WASC 2012, Clermont-Ferrand



# One last thing ... • What does CAPH stands for ? • Caph Ain't just Plain HDL • β Cassiopeia

WASC 2012, Clermont-Ferrand